Regviz

Microchip Technology /ATSAMD21G17L /ADC /CTRLB

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRLB

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMD21G17L/ADC/CTRLB#0x0

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DIFFMODE)DIFFMODE 0 (LEFTADJ)LEFTADJ 0 (FREERUN)FREERUN 0 (CORREN)CORREN 0 (12BIT)RESSEL 0 (DIV4)PRESCALER

PRESCALER=DIV4, RESSEL=12BIT

Description

Control B

Fields

DIFFMODE

Differential Mode
LEFTADJ

Left-Adjusted Result
FREERUN

Free Running Mode
CORREN

Digital Correction Logic Enabled
RESSEL

Conversion Result Resolution

0 (12BIT): 12-bit result

1 (16BIT): For averaging mode output

2 (10BIT): 10-bit result

3 (8BIT): 8-bit result
PRESCALER

Prescaler Configuration

0 (DIV4): Peripheral clock divided by 4

1 (DIV8): Peripheral clock divided by 8

2 (DIV16): Peripheral clock divided by 16

3 (DIV32): Peripheral clock divided by 32

4 (DIV64): Peripheral clock divided by 64

5 (DIV128): Peripheral clock divided by 128

6 (DIV256): Peripheral clock divided by 256

7 (DIV512): Peripheral clock divided by 512

Links

()

Register License

Copyright © 2018 Microchip Technology Inc.

SPDX-License-Identifier: Apache-2.0

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data